<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>'Need help for VHDL DICE Program' Thread RSS Feed</title>
    <link>http://www.programmersheaven.com/</link>
    <description>Contains the latest posts from the thread 'Need help for VHDL DICE Program' posted on the 'Electronics development' forum at Programmer's Heaven.</description>
    <language>en</language>
    <copyright>Copyright 2013 Programmers Heaven</copyright>
    <pubDate>Wed, 19 Jun 2013 11:53:43 -0700</pubDate>
    <lastBuildDate>Wed, 19 Jun 2013 11:53:43 -0700</lastBuildDate>
    <generator>Argotic Syndication Framework 2007.3.0.1, http://www.codeplex.com/Argotic</generator>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <ttl>360</ttl>
    <image>
      <url>http://www.programmersheaven.com/images/ph.gif</url>
      <title>Programmers Heaven</title>
      <link>http://www.programmersheaven.com/</link>
      <width>88</width>
      <height>31</height>
    </image>
    <item>
      <title>Need help for VHDL DICE Program</title>
      <link>http://www.programmersheaven.com/mb/electronics/426744/426744/need-help-for-vhdl-dice-program/</link>
      <description>Hi! I'd like to ask all the VHDL knowledgeable people out there for help regarding a problem I came upon in our book.&lt;br /&gt;
&lt;br /&gt;
1. Using Xilinx ISE 7.1 (We use Windows XP you see) create a VHDL program that:&lt;br /&gt;
&lt;br /&gt;
1. System is idle until a ROLL button is pressed.&lt;br /&gt;
2. While ROLL button is pressed, the system adds the sum of two dice counters (which pulse at different signals to randomize the answer).&lt;br /&gt;
2. If the sum is 2, 3 or 11, a WIN output is given.&lt;br /&gt;
3. If the sum is 7, a LOSE output is given.&lt;br /&gt;
4. If the sum is any other number, store it in memory. In the next roll, if the new sum = stored sum, win the round. &lt;br /&gt;
5. If none of these conditions are met, the system loops rolling the dice until you either WIN or LOSE.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
I'm not sure how to implement it in VHDL just yet, but we are told to use Mealy or Moore FSM to simplify the program. Here's what I came up with: (see attachment)&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;</description>
      <guid isPermaLink="true">http://www.programmersheaven.com/mb/electronics/426744/426744/need-help-for-vhdl-dice-program/</guid>
      <pubDate>Sat, 07 Jan 2012 21:32:43 -0700</pubDate>
      <category>Electronics development</category>
    </item>
  </channel>
</rss>