simple multiplier/devider

Sun, 22 Jan 2012 05:09:54 -0700

hello,
i need your help with the folowing code.

The circuit has two 8 bit integer inputs a and b and two integer outputs x and y when x=a*b and y=a/2.
The code must be concurrent.

Here is what i wrote:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;

package my_data_types is
type integer_input is array (7 downto 0) of integer range -8 to 8;
end my_data_types;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;

entity mul_dev is
port (a,b: in integer_input(7 downto 0);
x,y: out integer_input (7 downto 0));
end mul_dev;

architecture Behavioral of mul_dev is

begin

x<= (a*b);
y<= (a/2);
end Behavioral;

I'm using xillinx ise progect navigator to simulate and i get the following errors:
<integer_input> is not declared.
Entity <mul_dev> is not yet compiled.

It seems he won't accept the pre defined array, what coul be the problem?

10x!

'simple multiplier/devider' Thread RSS Feed

simple multiplier/devider